Regviz

Espressif Systems /ESP32-H2 /DMA /IN_INT_ST_CH2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IN_INT_ST_CH2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-H2/DMA/IN_INT_ST_CH2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IN_DONE)IN_DONE 0 (IN_SUC_EOF)IN_SUC_EOF 0 (IN_ERR_EOF)IN_ERR_EOF 0 (IN_DSCR_ERR)IN_DSCR_ERR 0 (IN_DSCR_EMPTY)IN_DSCR_EMPTY 0 (INFIFO_OVF)INFIFO_OVF 0 (INFIFO_UDF)INFIFO_UDF

Description

Masked interrupt of channel 0

Fields

IN_DONE

The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
IN_SUC_EOF

The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
IN_ERR_EOF

The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
IN_DSCR_ERR

The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
IN_DSCR_EMPTY

The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
INFIFO_OVF

The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
INFIFO_UDF

The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd